Variable Dielectric Delay Lines in Liquid Crystals for Phased Array Feeds

Lei Liu, Keith Grainge

Jodrell Bank Observatory, School of Physics and Astronomy, the University of Manchester, UK



The University of Manchester

Outline

PHAROS


- General description
- Vivaldi array, beam former
- Noise temperature test setup and results


Liquid crystal delay line

- General description
- First generation
- Second generation
- Third generation
- Conclude and future plan


PHased Arrays for Reflector Observing Systems (PHAROS)

- The key objective of PHAROS is to continue, and bring to fruition, some of the strategic research, begun in the FP5 RTD programme FARADAY (HPRI-CT-2001-50031)
- The partners in PHAROS are Jodrell Bank Observatory (JBO), University of Birmingham, Istituto di Radioastronomia (INAF), Microw ave Engineering Centre for Space Applications (MECSA), Nicolaus Copernicus University (TCfA, Commenwealth Science and Industrial Research Organization (CSIRO) and Netherlands Foundation for Research in Astronomy (ASTRON






ANAM BERCH




covering the styrofoam)


Res.

Sezione di Firenze Largo Enrico Fermi, 5 - 50125 Firenze



 Transmission and reflection losses
High epsilon more significant then Tand






The geometry of the FPA element (a) and schematic of the FPA subarrays (b).

Positions of FPA subarrays in the focal region of reflector and corresponding beams on the sky

A BAR


S parameter

Isolated ports excite test by VNA



Active ports excite simulation by CST







Farfield pattern 3D plot


.


Prop.Dir. dBi 12.1 4G Theta 8.29-6.03 3.77 1.51 -1.75 -6.98-E-Vector -17.5 -22.7 x Type Approximation Monitor Farfield enabled (kR >> 1) farfield (f=4) [B1] Abs Directivity Component Output Frequency 4 4 -0.08122 dB -0.9236 dB 12.06 dBi Rad. effic. Tot. effic. Dir.







Farfield pattern 2D cut plot (Phi = 0, 45, 90 degree)








Farfield pattern test at anechoic chamber








Splitter and Delay Line Module









Beam former module

- 1. RF board
- 2. Digital control board
- 3. Phase and amplitude control module (PAC)




(b)

Phase and amplitude control module (PAC)




RF board





Here and the second state of the second state

Digital control



Integrated beam former board



Beam former control UI

	А	В	С	D	E	F	G	Н		J	K	L	М	N	0	Р	Q	R
1												Port:	3		48			
2												Add:	G1S00	open	0		1. 200 P	
3												No. in i2c	7	write	8		Initialise	
4			0.0°								0.0°	No. in Add	12	read	6			
5			2-12								4-6	Hex	С		3		A A Anita	
6			0.0dB								0.0dB				48		Write	
7		0.0°	0.0°	0.0°						0.0°	0.0°	0.0°			Α		CommandBut	tonG
8		2-13	2-5	2-11						4-7	4-2	4-13					Jommanubul	LOHO
9		0.0dB	0.0dB	0.0dB						0.0dB	0.0dB	0.0dB						
10	0.0°	0.0°	0.0°	0.0°	0.0°				0.0°	0.0°	0.0°	0.0°	0.0°				Read	
11	2-6	2-2	2-1	2-4	2-10				4-8	4-3	4-1	4-5	4-12					
12	0.0dB	0.0dB	0.0dB	0.0dB	0.0dB				0.0dB	0.0dB	0.0dB	0.0dB	0.0dB				Close	
13		0.0°	0.0°	0.0°						0.0°	0.0°	0.0°				_	01030	
14		2-7	2-3	2-9						4-9	4-4	4-11						
15		0.0dB	0.0dB	0.0dB						0.0dB	0.0dB	0.0dB						
16			0.0°								0.0°						Send All	Data
17			2-8								4-10						Ochd / th	Duiu
18			0.0dB								0.0dB							
19							Send Test					Enable						
20					Enable													
21																		
22																		
23																		
24																	Reset Co	untura la
25																	Reset Co	ontrois
26			0.0°								0.0°							
27			1-10								3-8							
28			0.0dB								0.0dB			-				
29		0.0°	0.0°	0.0°						0.0°	0.0°	0.0°						
30		1-11	1-4	1-9						3-9	3-3	3-7				40		
AVIE OF	PARK I		O O J D	0.010	Martin Leon	A CASE OF MAL			and the second	0.040			and the second	1.01 1.1 1.5 0.00	C. S.	-	12 1.2 30	A STREET

Integration



Noise temperature test set up plan a:

Winner of best cliagramon Mis chitchoard 2016








Attalat

ADAL MAR DE



Noise temperature and gain



and the second sec

Test set up plan B:











Clear SKY !



Results




PHAROS Tsys test at JBO



- 10 dB with centre 0 dB_0 deg — 0 dB_10 deg gradient — 0 dB_40 deg gradient


Liquid Crystal Delay line



Cross section of an LC filled electrically tunable microstrip line.


4%后来了44%的第三人称单数。


Liquid Crystal Delay line – 1st generation




Liquid Crystal Delay line – 2nd generation












Device performance (0.5 - 10 GHz):

- Delay length ~ 24 mm (20 V rms)
- Insertion loss < -10 dB at freq. < 10 GHz
- Delay length variation < +- 5%



Liquid Crystal Delay line – 3rd generation





Future plan

- More tests on going,
- Mount on Lovell and test,
- New LNAs to reduce noise temperature,
- New structure of liquid crystal lines,
- Extend to more beams.

Groups: JBO, Manchester. Cavendish lab, Cambridge. CAPE, Cambridge. Thanks !